Functional Delay Test Generation Approach Using a Software Prototype of the Circuit

Eduardas Bareiša1, Vacius Jusas1, Kęstutis Motiejūnas1 and Rimantas Šeinauskas1

  1. Software Engineering Department, Kaunas University of Technology, Studentu 50
    51390 Kaunas, Lithuania
    {eduardas.bareisa, vacius.jusas, kestutis.motiejunas, rimantas.seinauskas}


The paper presents functional delay test generation approach for non-scan synchronous sequential circuits. The non-scan sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the number of clock cycles. The software prototype model is used for the representation of the function of the circuit. The faults are considered on the inputs and on the outputs of the model only. The random input stimuli are generated and selected then according to the proposed approach. The experimental results demonstrate the superiority of the delay test stimuli generated at the functional level using the introduced approach against the transition test stimuli obtained at the gate level by deterministic test generator. The functional delay test generation approach especially is useful for the circuits, when the long test sequences are needed in order to detect transition faults.

Key words

functional delay test generation, software prototype, non-scan sequential circuit

Digital Object Identifier (DOI)

Publication information

Volume 10, Issue 3 (June 2013)
Year of Publication: 2013
ISSN: 1820-0214 (Print) 2406-1018 (Online)
Publisher: ComSIS Consortium

Full text

DownloadAvailable in PDF
Portable Document Format

How to cite

Bareiša, E., Jusas, V., Motiejūnas, K., Šeinauskas, R.: Functional Delay Test Generation Approach Using a Software Prototype of the Circuit. Computer Science and Information Systems, Vol. 10, No. 3, 1165-1184. (2013),