SMP-SIM: an SMP-based Discrete-event Execution-driven Performance Simulator

Yufei Lin1, Xinhai Xu1, Yuhua Tang1, Xin Zhang1 and Xiaowei Guo1

  1. State Key Laboratory of High Performance Computing, National University of Defense Technology
    Changsha, China


Designing and implementing a large-scale parallel system can be time-consuming and costly. It is therefore desirable to enable system developers to predict the performance of a parallel system at its design phase so that they can evaluate design alternatives to better meet performance requirements. Before the target machine is completely built, the developers can always build an symmetric multi-processor (SMP) for evaluation purposes. In this paper, we introduce an SMP-based discrete-event execution-driven performance simulation method for message passing interface (MPI) programs and describe the design and implementation of a simulator called SMP-SIM. As the processes share the same memory space in an SMP, SMP-SIM manages the events globally at the granularity of central processing units (CPUs). Furthermore, by re-implementing core MPI point-to-point communication primitives, SMP-SIM handles the communication virtually and sequential computation actually. Our experimental results show that SMP-SIM is highly accurate and scalable, resulting in errors of less than 7.60% for both SMP and SMP-Cluster target machines.

Key words

simulator, SMP, MPI, performance prediction

Digital Object Identifier (DOI)

Publication information

Volume 9, Issue 4 (December 2012)
Special Issue on Recent Advances in Systems and Informatics
Year of Publication: 2012
ISSN: 1820-0214 (Print) 2406-1018 (Online)
Publisher: ComSIS Consortium

Full text

DownloadAvailable in PDF
Portable Document Format

How to cite

Lin, Y., Xu, X., Tang, Y., Zhang, X., Guo, X.: SMP-SIM: an SMP-based Discrete-event Execution-driven Performance Simulator. Computer Science and Information Systems, Vol. 9, No. 4, 1361-1384. (2012)